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I. INTRODUCTION
In the course of the preparations for the installation and operation of the TRADEX Data Recovery Center* (DRC) it became clear that it would be of great importance to be able to generate targets artificially for injection into the DRC. These targets would have to simulate as closely as possible the input coming from an I. F. tape into the DRC but would be controllable in range, width, amplitude, phase and repetition rate by digital signals coming off the CDC 3200 computer and would be generated in turn by special programs. The integration of the simulator with the computer will permit great speed and flexibility in all the applications. This Data Recovery Center Target Simulator (DRCTS) was consequently built by the staff and technicians of Group 21 and became operational in April 1965.
The uses of the DRCTS are of three types: a) Checkout and trouble shooting for the DRC system, b) alignment of the DRC and its subsystems, and c) performance measurements and/or calibrations.
The flexibility necessary to carry out these functions is achieved by the use of the CDC 3200 computer and a set of programs which will be designed for the above functions. It is envisaged to write the programs in modular form so that larger test programs can be formed from them by hooking several of them together. Also, they will contain a number of input-parameters making easy variation of tests feasible.
* O. V. Fortier and P. J. Harris, G-1964-24 , "A Short Description of the TRADEX Data Recovery System, " (5 May 1964).
Since the DRCTS should be useable as a secondary standard for calibration of the DRC receiver and SDS, its precision with respect to amplitude, phase, range and pulse width is designed to exceed that of the DRC system itself.
A. General Description of the Target Simulator
Of the 15 tracks on the I. F. tape, ten contain FM signals corresponding to the output of ten I. F. channels of the TRADEX receiver: After discrimination in the DRC playback unit these channels give the corresponding I. F. signals at 375 kHz . A target would correspond to an I. F. pulse delayed from the main pulse by the time corresponding to its range. The Target Simulator will therefore generate pulses of 375 kHz; their amplitude, phase, width and range will be computer controlled. The simulated signals will represent the output of any of the ten IF-channels. The corresponding simulator channels are Channels 1 and 2
( Fig. 1 ). There will be two more FM channels on the tape carrying CW reference signals for L-band and UHF. Either one of the CW references will be simulated, the corresponding output appearing on Channel 3 (Fig. 1 ).
* The 1. 5 MHz TRADEX I. F. transforms to 375 kHz because of the 4:1 reduction in DRC playback speed.
The remaining three of the fifteen tape tracks are for "direct" channels, i.e., they are not frequency modulated. Of these channels, only two have to be simulated, namely the digital data channel (Channel 4 in Fig. 1 ) and the 5. 12/4 = 1. 28 MHz range clock (Channel 5 in Fig. 1 ). The generation of the digital data channels is described in detail in Section B.
A block diagram of the Target Simulator and its connections to the DRC is given in Fig. 1 . The DRCTS and the computer are connected through a 3707 data channel.
This channel transmits and/or receives 24 bits of data in parallel and requires a data transmitter, receiver and transmission line. The data received in the simulator are stored in storage registers until used. A more detailed description of the data links is given in Section A.
Since the Target Simulator circuits, the computer and the DRC were procured from independent sources their logic levels are different and level converters had to be used in the interfaces (block 2, Fig. 1 ).
A 5. 12 MHz stable oscillator is counted down to 5. 12/4 MHz to account for the 4:1 reduction in DRC playback speed and shaped and adjusted in level to simulate the 5.12/4 MHz range clock track of the I. F. tape (block 3, Fig. 1 ).
The phase shifter uses as inputs a stable 355 kHz osicllator and the 5. 12 MHz clock counted down to 20 kHz. The 20 kHz signal is shifted in phase by a digital phase signal and mixed with the 355 kHz to form a phase shifted signal at 375 kHz. A second not phase shifted signal of 375 kHz is produced and serves as a reference (block 5, Fig. 1 ).
The phase shifted signals are formed into pulses by a pulse gate which is computer controlled through the pulse range and pulse width controls (blocks 6, 7 and 8, Fig. 1 ).
The resulting pulses pass through digitally controlled attenuators (block 9, Fig. 1 ).
The digital phase shifter is described in detail in Section C-2. The generation of the target pulses is described in Sections C-l through C-3 and the binary attenuator in Section C-4.
The characteristics of the simulator are summarized in Table I The computer-simulator interface logic (Fig. 2) ensures that the data generated by the computer arrive at the simulator at the proper time and go to the correct locations. The data lines carrying the data are connected to the CDC 3200 by the CDC 3207 data channel. In order to start the transmit cycle an interrupt pulse (Sect. B-2) is sent from the simulator to the computer and serves as a ready-signal. When the computer has data to transmit after receiving the interrupt pulse, a connect line goes high and the 3-bit connect-code assigned to the simulator appears on the three connect-code sequentially. The computer transmits two more 24-bit words, the target designation words ( Fig. 4b) , to the simulator in order to designate the range, amplitude, width, and phase of the simulated pulse as well as the maximum radar-range in miles corresponding to the PRF. We shall refer to this range as "PRF in miles. "
The five words are transmitted from the computer to their registers in the simulator by means of a 3207 data channel. The control of this channel is accomplished by the computer-simulator interface logic which was described in Section A-l. The registers ( Fig. 5 ) for the digital data words are shift registers which are loaded from the data lines when the command pulses "load 1", "load 2", and "load 3" appear at the input of the transfer matrices (blocks 11 through 14) which multiply them logically with the bit levels on the data lines. The 72 bits and spares are then shifted in the correct sequence through the shift register (blocks 1 through 9) by pulses from the shift clock f(d ) (Fig. 8 ).
1. Generation of the Timing Pulses (Fig. 6) The one mile range marks are generated from a signal of a 5. 1224375 MHz oscillator; the 5.12 MHz signal is counted down by a factor of 256 and anded as shown in (Fig. 7) The interrupt pulse is the one mile range mark occurring 7 miles before zero time (Fig. 3) . The PRF in miles register is loaded when the "load 4" command is received from the data circuits connect logic. The register is connected as a counter which is disabled by the flip-flop I during the loading time. Specifically, as will be seen below, I is true from the falling edge of the -7-mile mark to the falling edge of the zero-mile mark. The PRF in miles counter can start counting down when I is true and on the trailing edge of the next mile mark i. e., the 1-mile mark.
The PRF counter is set to the number (PRF in miles minus n) on the trailing edge of the n-mile mark. On the PRF in miles minus 8 mark it is set to -8. On the next mile mark namely the -7-mile mark, the AND gate of block 1 in Fig. 7 is enabled and its output, which coincides with the -7-mile mark, serves as the interrupt pulse. On the trailing edge of the interrupt pulse the flip-flop I goes true and the pre-zero counter S , S , S is set to binary 111 = decimal 7. On the -6-mile mark the pre-zero
counter counts down to 6 etc. On the trailing edge of the -1-mile mark the AND gate of block 2 is enabled and on the trailing edge of the next mile mark,the zero mile mark,I goes false. Thus the I flip-flop marks the pre-zero gate as indicated above.
3. Generation of the Gated d -Pulses and the Gated One Mile Marks (Fig. 8) o
The digital data formatting register ( 
C. Generation of the Target Pulses
In addition to the digital data words the computer transmits two control words to the simulator which determine the range, width, amplitude and phase of the pulse and the "PRF in miles, " which is the number of radar miles between two main pulses at the PRF given. We have seen the generation of the interrupt pulses, the pre-zero gate and the digital word gate in the previous sections.
1. Target Gate Generation (Fig. 9 and Fig. 1 , blocks 6 through 9)
The target range register (Fig. 9a) is loaded from the computer data lines when the "load 4"-pulse is received from the data circuits connect logic (Fig. 2) . The register is connected as a counter which is disabled during the loading time, when I is true. After I becomes true on the falling edge of the zero range mark the counter will start counting on the trailing edge of the d -pulse. Since the d -pulses are 1/32 of a mile apart, the smallest range increment in the simulator is 189. 944 ft.
When the range counter is down to zero and I =1, the variable P (Fig. 9b) becomes true while P goes from true to false. This trailing edge opens the target gate 0 * through flip-flop a (Figs. 9b and 9c ).
The width register and counter is loaded on the "load 5"-pulse. While I is true the counter is inhibited so that no counting can take place during the loading interval (Fig. 9d) . When a goes true the counter starts counting down the pulse width on the trailing edges of the clock pulses d . After it reaches the count 1 and on the leading edge of the next clock pulse w goes true ( The first stage is illustrated in Fig. 10 . The 8 bit phase shift command is loaded into registers A through H on the trailing edge of the "load-5"-pulse. The register is reset by the leading edge of the same pulse which coincides with the trailing edge of its inverse L_.
The circuits K through T form an exclusive OR from the variables at the left of the box symbol. For example, the Boolean output variable K equals K = AA + AA . The * If the number loaded into the target range register is n, the distance of the leading edge of the pulse gate from the leading edge of the zero mile mark will be (n+9)/64 miles.
circuits A through J are very fast and different from the circuits used so far. All the inputs at the upper left of the circuit block are anded and, when the result is true, the state of the circuit is set to the value of the input at the lower left. Note that these circuits need a special clock pulse generated by the associated clock driver. Flip-flop J will flip on the clock pulse after K, L,M, N, P, R, and S are simultaneously true. H flips on the clock pulse after A through G are true (Fig. 11 ).
From the demand K'L , M*N*P , R*S = 1, we see that the 7-bit register A... When the number in the phase register is changed a transient is produced in the output which will not exist for longer than 100 fjsec. The phase of a target can be changed within one PRF interval.
A block diagram of the second analog circuit stage of the phase shift generator is given in Fig. 12 . The 20 kHz square wave from the digital stage is fed through a band pass filter, amplified, and phase split (Fig. 13 ) for insertion into a carrier suppression modulator (Fig. 14) .
The output of the modulator goes into a series narrow band rejection filter for further suppression of the lower sideband. After amplification the output is 375 kHz CW in phase with the incoming square wave. In the phase generator two of the above circuits are used, one for the reference signal and one for the phase shifted signal. The outputs from the phase shifter go to the pulse amplitude, width, and range generators.
The 20 kHz filter and amplifier (Fig. 12 , block 1) are shown in Fig. 13 . The amplification is controlled by the potentiometer P. The signal is then phase split in o the GC4 and the two signals, 180 apart in phase, are fed into cathode followers whose output impedances are sufficiently low to drive the balanced modulator. These signals then appear at the bases of the 2N1125 transistors in Fig. 14. The amplifier in block 7 of Fig. 12 is illustrated in Fig. 15 . Its amplification is controlled by the potentiometer P .
The output of the 355 kHz amplifier is fed to a cathode follower to adjust its impedance to that of the emitters of the 2N1255 transistors of the balanced modulators (Fig. 14) . Two 2N1225 transistors of roughly equal characteristics were chosen in order to achieve optimum balance and carrier suppression. Moreover, the potentiometer P serves as adjustment for this purpose. The collector voltage to the 2N1225 is supplied via the center tap of the carrier suppression LC network at a -30 volt level provided by the zener diode 1N3022 from a -135 volt source.
The carrier and lower side-band appear at the output better than 60 db lower than the 375 kHz upper side-band. The output voltage is approximately 1 volt.
Three meters monitor the 355 kHz and 20 kHz modulation input levels and the 375 kHz output signal levels. The test points allow the -135 and -30 V power supply voltages to be monitored.
3. Target Pulse Switch and Amplitude Control (Fig. 1, blocks 8 and 9) The target pulse switch and amplitude control connections are illustrated in Fig. 16 .
Both the 375 kHz CW reference and the phase shifted target signal are amplified and their level can be adjusted. The solid state switches 1 and 2 are actuated by their respective switch drivers which in turn are controlled by the flip-flop a (Fig. 9c) . The target pulse obtained is then attenuated in the binary relay attenuator which is commanded from the computer. The latter is loaded from the computer on the trailing edge of the "load-5" command coming from the data circuits connect logic (Fig. 2 ).
* Two switches are used in series in order to ensure sufficient rejection outside the gate. 
